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Capacitance-voltage CV measurements of metal-insulator-semiconductor-heterostructure
capacitors are used to investigate the interface between silicon nitride passivation and AlGaN/AlN/
GaN heterostructure material. AlGaN/AlN/GaN samples having different silicon nitride passivating
layers, deposited using three different deposition techniques, are evaluated. Different interface state
distributions result in large differences in the CV characteristics. A method to extract fixed charge
as well as traps from the CV characteristics is presented. Rough estimates of the emission time
constants of the traps can be extracted by careful analysis of the CV characteristics. The fixed
charge is positive for all samples, with a density varying between 1.31012 and 7.11012 cm−2.
For the traps, the peak density of interface states is varying between 161012 and 31
1012 cm−2 eV−1 for the three samples. It is concluded that, of the deposition methods investigated
in this report, the low pressure chemical vapor deposited silicon nitride passivation shows the most
promising results with regards to low densities of interface states. © 2010 American Institute of
Physics. doi:10.1063/1.3428442
I. INTRODUCTION
Heterostructure surface passivation plays a crucial role
in the GaN-based heterostructure field effect transistor
HFET technology. The passivation has been shown to be
necessary to reduce the influence of dispersion.1 In this re-
port capacitance-voltage CV measurements of metal-
insulator-semiconductor-heterostructure MISH capacitors
are utilized to characterize the interface between the hetero-
structure and the passivation layer.
A number of CV characterization techniques have been
used for decades to investigate the oxide/silicon interface in
silicon based metal oxide semiconductor structures.2 CV
analysis of metal-insulator-semiconductor MIS capacitors
based on GaN and AlGaN have also been reported.3–5 How-
ever it is more relevant to investigate MISH capacitors since
they resemble the actual heterostructure used in HFETs.
Chen et al.6 investigate GaN-based MIS and MISH struc-
tures deposited with a SiO2 passivation. Liu et al.7 measure
CV characteristics of a HfO2 passivated AlGaN/GaN het-
erostructure. In a more recent report Miczek et al.8 investi-
gate MISH capacitors passivated with silicon nitride and
Al2O3 dielectrics. In their study the interface state density at
the passivation interface was deduced from CV in a bias
region near depletion of the heterostructure. The investiga-
tion presented here is a more general study of the CV be-
havior of MISH capacitors. It is demonstrated that it is pos-
sible to classify interface traps at the passivation interface in
terms of their effect on the CV characteristic. Furthermore,
a method of extracting emission time constants and activa-
tion energies from the CV characteristics is demonstrated.
Three silicon nitride passivation layers, deposited using
different deposition techniques, are evaluated. The deposi-
tion techniques are: low pressure chemical vapor deposition
LPCVD,9 reactive sputtering RS,10 and plasma enhanced
chemical vapor deposition PECVD.11
II. EXPERIMENT
A. The MISH-capacitor structure
The MISH-capacitor structure and a schematic drawing
of the energy bands as a function of depth into the device is
shown in Fig. 1. The metal gate contact is isolated from the
aElectronic mail: martin.fagerlind@chalmers.se.
FIG. 1. Schematic drawings of the MISH-capacitor structure and the energy
bands. VGO is the voltage applied between the gate and Ohmic contact.
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semiconductor by a silicon nitride passivation layer. The
Ohmic contact is providing a low loss resistive contact to the
two-dimensional electron gas 2DEG that is formed below
the interface between the AlN and GaN layer. The gate con-
tact is a square contact with dimensions 230230 m2.
The heterostructure material is epitaxially grown on a 3
inch semi- insulating SiC wafer. The growth was performed
in a horizontal hot-wall metal-organic chemical-vapor depo-
sition reactor.12 The reactor is designed to reduce vertical and
horizontal temperature gradients in order to obtain a high
cracking efficiency of precursor gases and a reduction in
bowing of the substrates during growth.13,14 A high resistive
buffer layer can be obtained by optimizing the V/III ratio
during growth of the GaN buffer layer. Typical growth tem-
perature was 1100 °C AlN growth and 1000 °C GaN and
AlGaN growth.15 In this work an AlGaN/AlN/GaN hetero-
structure has been used. Inclusion of an AlN exclusion layer
reduces the spreading of electrons into the barrier layer and
results in higher electron mobility.16 However, the method
described in this paper is general and should be useful for
characterization of interfaces between any heterostructure
and a dielectric. After growth, an initial mercury-probe, CV
measurement is performed. This measurement is used to ex-
tract 2DEG sheet carrier density, ns, and the barrier layer
thickness. For the material in this report the aluminum con-
centration in the barrier is 23% and the total barrier was
measured to be 25 nm thick, out of which the exclusion layer
is 2 nm.
In the discussion below the interface between the passi-
vation and the barrier will be referred to as the passivation
interface, while the interface between the barrier and the
channel will be referred to as the channel interface.
B. MISH-capacitor fabrication
Fabrication starts with degreasing of the samples
using acetone and isopropyl alcohol. The samples are
then cleaned in RCA1 H2O:NH4OH:H2O2 and RCA2
H2O:HCl:H2O2 solutions, both heated to 70 °C. Ohmic
contacts are formed by deposition and rapid thermal anneal-
ing RTA of a Ti/Al/Ni/Au metal stack. A two-step
RTA 30 s at 680 °C and 30 s at 830 °C in an N2 atmo-
sphere of the samples results in a contact resistivity of rc
=0.3  mm. Silicon nitride is deposited using three different
deposition methods: LPCVD, RS, and PECVD. The three
samples will be referred to as the LP, RS, and PE samples,
respectively. The RS and PECVD nitrides are deposited after
the RTA step. The LPCVD nitride has to be deposited before
the Ohmic contact process in order to prevent metal contami-
nation of the deposition furnace.
The LPCVD nitride is deposited in a tube furnace with
the precursor gases H2SiCl2 and NH3 at a flow ratio of 1:6.
The temperature and pressure during deposition are 770 °C
and 150 mTorr, respectively. The RS nitride is deposited by
sputtering of a silicon target in a nitrogen ambient. The first
RS process step is plasma cleaning of the surface 50 W in
Ar ambient. During RS deposition the power is stepwise
increased from 30 to 160 W, while the pressure is increased
from 7 to 10 mTorr in two steps.10 The PECVD nitride is
deposited utilizing a dual frequency11 380 kHz and 13.56
MHz plasma with SiH42% and NH3 gases at a flow ratio
of 200:3. The deposition temperature was 300 °C and the
pressure was 250 mTorr. The passivation thicknesses were 52
nm, 63 nm, and 78 nm for the LP, RS, and PE nitrides,
respectively. Silicon wafers have also been deposited with
the same nitrides. Ellipsometer measurements on the these
wafers show that the refractive indices of the nitrides where
2.01, 1.99, and 1.94 for the LP, RS, and PE nitrides, respec-
tively, ellipsometer wavelength was 632 nm.
An NF3 based reactive ion etch is used to etch probe
openings to the Ohmic contacts of the RS and PE samples.
The same process is used to etch openings before deposition
of Ohmic contacts on the LP sample. The gate electrodes are
formed by electron beam evaporation of a Ni/Au bilayer.
C. Measurement procedure
CV characteristics have been measured using an
HP4284A LCR meter. The data is presented using the paral-
lel capacitance-conductance Cp-G model.17 The bias sweep
rate is approximately 0.1 V/s and the frequency of the small
signal sinusoidal voltage hereafter referred to as the test
signal is varied between 1 and 100 kHz. The bias voltage
VGO is first swept from a negative value to a value above 0 V
labeled as forward sweep and then back to the starting bias
reverse sweep.
III. THEORY
A. Data interpretation
Figure 2 presents the forward sweep CV characteristic
of the LP sample. Similar curves can also be found in other
reports.18,19 The characteristic can be split into three inter-
vals. The small MISH structure in each interval of the char-
acteristic schematically presents the depletion region dashed
region and electron distribution minus signs in the struc-
ture. Starting from negative VGO, the close to zero capaci-
tance is due to depletion of the 2DEG channel under the gate
metal. With increasing VGO, electrons start to accumulate at
the channel interface, thus forming the 2DEG. The peak in
conductance is an effect of a large displacement current as-
sociated with filling of the 2DEG. The 2DEG accumulation
FIG. 2. 100 kHz C V curves for the LP MISH-capacitor, the solid curve is
the capacitance and the dashed curve is the conductance divided by the
angular frequency, . The characteristic can be split into three intervals, the
depletion region and electron distribution is schematically presented for
each interval.
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region has a constant capacitance designated the total capaci-
tance Ctot. The situation can be approximated with a paral-
lel plate capacitor using the 2DEG and the gate metal for
conductive surfaces, with a dielectric containing both the
barrier and the passivation.7 The voltage where the capaci-
tance is half of Ctot is arbitrarily chosen as the 2DEG accu-
mulation voltage V2A. V2A is correlated with the pinch-off
voltage of a MISHFET device.7,19
At gate biases higher than the barrier accumulation volt-
age VBA electrons will start to transfer into the barrier of
the heterostructure. VBA is arbitrarily chosen where there is a
substantial increase in the slope of the capacitance curve. At
a sufficiently large forward bias, electrons will start to accu-
mulate at the passivation interface, at which stage a parallel
plate capacitor with the capacitance of the passivation Cpass
can be used as a model. The increase in conductance above
VBA is due to a displacement current associated with the
charge redistribution. Electrons are moving in the barrier
from the Ohmic contact region to accumulate at the passiva-
tion interface. However there are also electrons tunneling
through the exclusion layer. Both conduction processes are
associated with a larger series resistance than that of the
filling of the 2DEG. The series resistance will result in a
larger deviation from the Cp-G model, which in turn can
result in frequency dispersion. The conductance curve is pre-
sented to show that it is behaving in a physically intuitive
way, which indicates that the Cp-G model is a reasonable
approximation of the structure. The information provided by
the conductance curve is not further used for analysis of the
samples.
From inspection of the MISH structure it can be con-
cluded that Ctot is a series connection of Cpass and the capaci-
tance of the barrier layer, Cbarr
Ctot =
CpassCbarr
Cpass + Cbarr
. 1
It should be mentioned that the capacitance values cal-
culated using the parallel-plate capacitor formula should be
higher than those measured, since electrons in the real struc-
ture are not all located at the interfaces. The electron distri-
bution is in reality extending deeper into the semiconductor
material, resulting in an effectively thicker dielectric me-
dium.
B. Passivation interface states
The CV characteristic is affected when states are intro-
duced at the passivation interface. This work proposes that
the passivation interface states are divided into two general
categories, fixed charge and traps. The traps are then further
classified according to their effect on the CV characteristic.
An ideal MISH structure is used for setting absolute
numbers on the densities of the interface states. The ideal
structure is assumed to have a reference sheet density, nref, at
zero applied gate voltage. At positive gate bias, electrons of
the ideal structure are starting to transfer to the barrier, i.e.,
VBA=0 V. The implication is that: V2A=−qnref /Ctot for the
ideal structure. The reference sheet density is obtained by
Hall measurement on a piece of material before annealing, a
material characterization method using nonannealed Ohmic
contacts20 was used. The reference value was measured to be
nref=9.71012 cm−2 with a Hall mobility of 2170 cm2 /V s,
resulting in a sheet resistance of 297  /sq.
Fixed positive negative charge at the passivation inter-
face will shift the curve in negative positive voltage direc-
tion. The voltage shift compared to the ideal characteristic is
equal to V=−qNfixCpass, where Nfix is the number of fixed
charges per unit area. Fixed charge at the passivation inter-
face is extracted using Eq. 2
Nfix = − qnrefCtot − V2ACpassq . 2
Traps have different emission and capture time constants.
The trap carrier capture rate is determined by n cn with n and
cn are the electron density at the trap location and the capture
coefficient, respectively. Time constants, n, associated with
electron emission of trapped electrons are described by Eq.
321
n =
1
en
=
1
nvthNC
eEa/kBT, 3
where en is the electron emission rate, n is the electron
capture cross- section, vth is the thermal velocity, NC is the
effective density of states in the conduction band, kB is the
Boltzmann constant, T is the absolute temperature, and Ea is
the activation energy of the trap.
The trap can be said to be either slow or fast. Which
group it belongs to depends on if the time associated with
trap capture and emission is longer or shorter than the period
of the test signal. The emission time is assumed to limit the
capture-emission process since trap emission is normally
much slower than trap capture. If the trap has an emission
time constant longer than the period of the test signal, the
trap is defined as slow. Electrons trapped by slow traps can-
not respond to the test signal. Hence, the effect of the slow
traps is detected when VBA is shifted compared to the ideal
value. Traps of the slow type will be designated Nslow and are
extracted using Eq. 4
Nslow = VBA,lf − V2A + qnrefCtot 	Cpassq , 4
where VBA,lf is the barrier accumulation voltage for the low-
est test signal frequency, which is 1 kHz in this investigation.
The extraction of Nslow relies on the assumption that elec-
trons start to transfer to the barrier as soon as the channel
2DEG has an electron sheet density that exceeds nref.
If n of the trap is smaller than the period of the test
signal a fast trap it will have time to capture and emit
electrons during one period of the test signal. Even though
the trap is fast compared to a given test signal, it can be slow
compared to higher frequency test signals. Hence, traps of
this kind can be responsible for dispersion between CV
sweeps with different test signal frequencies. The trap will be
designated Nfdisp frequency dispersion and the trap density
is extracted using Eq. 5
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Nfdisp = VBA,hf − VBA,lf
Cpass
q
, 5
where VBA,hf is the barrier accumulation voltage for the high-
est test signal frequency, which is 100 kHz in this investiga-
tion. A trap with emission rate higher than the highest test
signal frequency will not be detected during CV measure-
ments.
Some traps are easily detected as hysteresis between for-
ward and reverse sweep directions. Electrons that are cap-
tured during passivation accumulation will initially act like
fixed negative charge by shifting the entire curve in the posi-
tive voltage direction, resulting in hysteresis in the region
around VBA VBA. During the continued reverse sweep
some of the captured electrons will emit, the result is a shift
of V2A V2A that is smaller than the shift of VBA. Nhyst2A is
the concentration of traps responsible for V2A and NhystBA
are the remainder of traps responsible for VBA. Equations
6 and 7 are used to extract the densities of these traps
NhystBA = VBA − V2A
Cpass
q
, 6
Nhyst2A = V2A
Cpass
q
. 7
Table I presents a summary of approximate emission time
constants for the traps. The time constants have also been
converted to equivalent activation energies through Eq. 3.
The calculation is performed using NC=2.71018 cm−3,
vth=2107 cm /s both calculated using data from Vurgaft-
man et al.22 and n=110−16 cm2.8
The error margins of the stated emission time constants
should be considered to be at least one order of magnitude.
The limits for Nfdisp traps are the inverses of the test signal
frequencies. The lower limit of Nslow traps is the inverse of
the lowest test signal frequency. The upper limit of Nslow
traps is not well defined and overlaps the lower limit of
NhystBA traps. The lower limit of NhystBA traps is related to the
resolution of the sweep, each step in VGO is 0.25 V and the
sweep rate is approximately 0.1 V/s, i.e., there is approxi-
mately 2.5 s between each measurement point. The upper
limit of NhystBA traps is the sweep time of the gate bias,
which is around 500 s. Traps with emission time constants
longer than a week can, for all practical purposes be consid-
ered fixed charge, setting the upper limit of Nhyst2A traps to
around 106 s.
IV. RESULTS AND DISCUSSION
A. Experimental C„V…
CV measurements of MISH-capacitors from the three
samples are shown in Figs. 3–5.
Figure 3 presents the complete CV characteristic of the
LP sample. There is some dispersion between sweeps with
different test signal frequencies and there is a clear hysteresis
between forward and reverse sweeps. Hence, the CV char-
acteristics indicates presence of Nslow traps and that NhystBA
and Nhyst2A traps are being filled in the passivation accumu-
lation interval. The VBA of the forward sweep is below 0 V
indicating some fixed positive charge at the passivation in-
terface.
Figure 4 shows the CV characteristics for the RS
sample. The lack of passivation accumulation at forward bias
is interpreted as a shift of VBA to a voltage higher than 10 V.
The transient presented in the inset of Fig. 4 is the result of
stepping the bias from VGO=10 V to VGO=−23 V. The ca-
pacitance recovers from the depletion capacitance to its
stable value in about 5 s. This indicates emission of electrons
from traps with time constants less than a few seconds. Cur-
rent will start to leak through the passivation at VGO
	10 V, preventing extraction of a definitive value of VBA.
Figure 5 presents the CV characteristics for the PE
sample. The large negative V2A, compared to a reference
MISH-capacitor with the same Ctot, indicates a positive
TABLE I. Estimation of room temperature and trap electron emission time
constants. The activation energies have been calculated using Eq. 3.
n
s
Ea
eV
Nfix 106
n
 1.0
Ea
Nhyst2A 103
n
106 0.8
Ea
1.0
NhystBA 1
n
103 0.6
Ea
0.8
Nslow 10−3
n
1 0.4
Ea
0.6
Nfdisp 10−5
n
10−3 0.3
Ea
0.4
120
100
80
60
40
20
15
10
5
forward
reverse
forward
FIG. 3. 1 kHz and 100 kHz CV-sweeps for the LP sample. The reverse
sweep is shifted to the right compared to the forward sweep.
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FIG. 4. 1 kHz and 100 kHz CV-sweeps for the RS sample. There is no
hysteresis between forward and reverse sweeps. The graph in the inset
shows the evolution of the capacitance after an instantaneous step from
VGO=10 V to VGO=−23 V the relevant voltages are marked with arrows
along the voltage axis.
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charge at the passivation interface. Hysteresis in both passi-
vation accumulation and 2DEG accumulation intervals as
well as frequency dispersion indicates a complete spectrum
of interface traps for the PE sample.
B. Interface state extraction
From Figs. 3–5 it is seen that it is not possible to extract
Cpass directly from the passivation accumulation capacitance.
There are several reasons for this: traps, increased series re-
sistance associated with electrons transferring from the chan-
nel region to the barrier, and electrons accumulating at other
positions in the MISH structure. Cpass is necessary for extrac-
tion of all traps and the capacitance is, instead, calculated by
rearranging Eq. 1. The calculated passivation capacitance
Cpass,c is expressed as
Cpass,c =
CbarrCtot
Cbarr − Ctot
. 8
Cbarr, the barrier layer capacitance, has been measured to
approximately 320 nF /cm2 using both mercury probe mea-
surements and measurements of Schottky diodes. Forward
and reverse Schottky diode CV characteristics, measured at
10 kHz, are presented in Fig. 6. There is no hysteresis be-
tween forward and reverse sweeps, and there is no frequency
dispersion of the capacitance in the 1–100 kHz frequency
range.
The parameters introduced in Secs. III B and III A are
extracted from the experimental data and are presented in
Table II. Equations 2 and 4–7 are then used to extract
the interface state densities Table III.
For the RS sample the high density of Nslow states results
in Fermi-level pinning at the passivation interface, prevent-
ing any signs of barrier accumulation. Without a value for
VBA it is impossible to extract other trap types by the use of
the methods described in this report. The choice of nref will
influence the extracted Nfix and Nslow densities. In this case a
lower nref would result in higher densities of Nslow traps and
more positive fixed charges, for all samples. A higher nref
would reversely result in lower Nslow and lower positive Nfix,
the fixed charge density could even become negative.
It can be seen in Fig. 3 that the passivation interface is
more strongly accumulated for the LP sample than for the RS
and PE samples. Differences in how strongly the passivation
interfaces have been accumulated results in that the inter-
faces can only be compared in certain intervals. For compari-
son with the RS sample only the Nslow value can be used. For
comparison with the PE sample the values for Nfdisp, Nslow,
and to some degree NhystBA can be used. Hence, the higher
total trap density for the LP sample is probably due to a more
complete picture of the state distribution for this sample. The
risk of electrons being captured by traps inside the silicon
nitride23 also increases with stronger accumulation.
A rough picture of the interface trap density, Dit
=Nit /E, can be composed from the energy intervals pre-
sented in Table I and interface state densities Table III.
The last row in Table IV presents the sum of all trap
states divided by the investigated part of the band gap. These
numbers can be used to compare the results in this report
with other published results. The densities extracted in this
report are substantially larger, one to two orders of magni-
tude, than some reported results for MIS3,4 and MISH8 struc-
tures with different passivations. The results are more in line
with what is presented on Si3N4 /GaN MIS capacitors by
Swenson and Mishra24 a report that also shows that different
characterization methods can result in large differences in
extracted Dit.
FIG. 5. 1 kHz and 100 kHz CV-sweeps for the PE sample. As for the LP
sample the reverse sweep is shifted to the right compared to the forward
sweep.
FIG. 6. 10 kHz CV-sweep for a Schottky diode.
TABLE II. Parameter extraction from the experimental CV data.
LP RS PE
V2A V 20.0 23.5 37.2
VBA,lf V 2.5 	10 7.2
VBA,hf V 1.4 x
a 5.0
Ctot nF /cm2 96 73 66
Cpass,c nF /cm2 138 95 83
V2A V 4.1 0 0.5
VBA V 8.0 x a 5.8
aNot possible to extract from available data.
TABLE III. Summary of the passivation interface states. The values are
given in units of 1012 cm−2.
LP RS PE
Nfix 3.4 1.3 7.1
Nhyst2A 3.5 x a 0.3
NhystBA 3.4 x a 3.1
Nslow 1.4 7.2 3.1
Nfdisp 0.9 x a 1.3
aNot possible to extract using the presented method.
014508-5 Fagerlind et al. J. Appl. Phys. 108, 014508 2010
V. DISCUSSION AND CONCLUSION
The surface passivation is an important step in the pro-
cess of manufacturing GaN-based HFETs. In this paper a
method to study the passivation interface using CV mea-
surements has been described. The same method can be used
to characterize interfaces between dielectrics and other types
of heterostructures.
The analysis in this paper is simplified in the sense that
traps are only allowed to be located at the passivation inter-
face. The assumption of identical capture cross-section is
also a simplification that will affect extracted Dit values
Table IV. At this stage the reported characterization method
is most suited for comparing different passivations of the
same heterostructure material.
From the discussion concerning the results in Table III it
is concluded that where the nitrides are directly comparable,
the LPCVD passivated sample has the lowest density of in-
terface traps. When also considering the fixed charge the
LPCVD sample is the sample that has the least amount of
interface states.
Further experiments with manufacturing of HFET de-
vices are required to investigate the effect of these traps on
the operation of the HFET. It is not evident that the passiva-
tion showing the lowest amount of surface states is most
suitable for transistor manufacturing. The gate contact of an
HFET is a Schottky contact, with an electric field distribution
that is different from that of the MISH capacitor. It is, how-
ever, intuitive to assume that a HFET having low interface
state densities should offer more reliable and less dispersive
operation, a property that is very favorable from application
engineering perspective.
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Ea
eV LP RS PE
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aNot possible to extract using the presented method.
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